

IN THE CLAIMS

Please cancel Claim 18 without prejudice, amend Claims 1, 5, 6, 8, 9, 14, 19, 20, 25, 26, 28 and 29, and add new Claims 32-41 as follows:

1. (Currently amended) A method of optimizing the instruction set of a digital processor, comprising:

(i) providing a program having a plurality of different instruction types;
(ii) determining the static frequency of each of said instruction types from a base instruction set;

(iii) determining the number and type of instructions necessary for correct instruction set execution based at least in part on said act of determining the static frequency; and

(iv) creating a compressed instruction set encoding to generate a compressed instruction set based at least in part on said act of determining.

2. (Previously presented) The method of Claim 1, further comprising:
re-evaluating said compressed instruction set using at least said steps (i), (ii), and (iii); and

generating an instruction set encoding for said compressed instruction set.

3. (Previously presented) The method of Claim 1, wherein the act of providing a program comprises providing an assembly language program.

4. (Previously presented) The method of Claim 3, further comprising sorting said instruction types by frequency of usage.

5. (Currently amended) The method of Claim 4, wherein said digital processor includes an extension logic unit adapted to execute at least one extension instruction, and the act of providing comprises providing a program having said at least one extension instruction, and said at least one execution instruction being executable by said extension logic unit.

6. (Currently amended) The method of Claim 1, wherein the act of creating a compressed instruction set comprises selecting ~~those~~ "N" instructions having the greatest frequency of occurrence, said selected "N" instructions permitting said program to be compiled with a predetermined size.

7. (Previously presented) The method of Claim 6, further comprising the act of determining a compression ratio for said compressed instruction set, said compression ratio being related to the ratio of the number of compressed instructions to the total number of original instructions.

5 8. (Currently amended) A pipelined digital processor, comprising:
a processor core having an instruction pipeline comprising at least instruction fetch, decode, and execute stages;

a data interface in data communication with said processor core, said interface adapted for data communication with a storage device configured to hold a plurality of
10 program instructions; and

an optimized instruction set comprising a base instruction set and a compressed instruction set, said compressed instruction set being generated by the method comprising:

determining the static frequency of each of said instruction types from said
15 base instruction set;

determining the number and type of instructions necessary for instruction set execution based at least in part on said act of determining the static frequency; and

creating a compressed instruction set encoding to generate said
20 compressed instruction set.

9. (Currently amended) The processor of Claim 8, wherein the act of creating a compressed instruction set comprises selecting ~~these~~ "N" instructions having the greatest frequency of occurrence, said selected "N" instructions permitting said program to be compiled with a predetermined size.

25 10. (Previously presented) The processor of Claim 8, wherein said optimized instruction set also comprises at least one extension instruction adapted to perform a predetermined function, said processor further comprises an extension logic unit adapted to execute said at least one extension instruction.

30 11. (Previously presented) The processor of Claim 9, further comprising an encoding structure having an opcode and a plurality of instruction slots.

12. (Previously presented) The processor of Claim 11, wherein said plurality of instruction slots comprise two slots, each of said slots having two 14-bit instructions.

13. (Previously presented) The processor of Claim 11, wherein said encoding structure comprises 32 bits, and said opcode is disposed within the last four bits thereof.

5 14. (Currently amended) A digital processor, comprising:

a processor core having a pipeline comprising at least instruction fetch, decode, and execute stages;

a memory interface adapted to at least read program instructions from a program memory and provide said instructions to said pipeline; and

10 an optimized instruction set comprising a base instruction set and a compressed instruction set, said compressed instruction set having a predetermined number and type of instructions necessary for correct instruction set execution on said processor core, said predetermined number and type based at least in part on the static frequency of occurrence of instructions within said base instruction set.

15 15. (Previously presented) The processor of Claim 14, further comprising an encoding structure having an opcode and a plurality of instruction slots.

16. (Previously presented) The processor of Claim 15, wherein said instruction set includes at least one extension instruction, said at least one extension instruction adapted to perform a predetermined function upon execution within said processor.

20 17. (Previously presented) The processor of Claim 16, further comprising an extension logic unit adapted to execute said at least one extension instruction.

18. (Cancelled)

25 19. (Currently amended) A method of enhancing the performance of a reduced instruction set processor, said processor having a multi-stage instruction pipeline and an instruction set having at least a base instruction set, said base instruction set having a plurality of instruction types associated therewith; comprising:

providing a program having a plurality of instructions;

determining the static frequency of each of said instruction types within said plurality of instructions of said program;

selecting ~~these "N"~~ a number of instructions having the greatest frequency of occurrence, said selected ~~"N"~~ instructions allowing said program to be compiled with a predetermined size; and

compiling said program based at least in part on said ~~"N"~~ selected instructions.

5 20. (Currently amended) An application specific integrated circuit (ASIC), comprising:

a first processor core, said processor core having a pipeline with at least instruction fetch, decode, and execute stages associated therewith;

10 an optimized instruction set comprising a base instruction set and a compressed instruction set, said compressed instruction set having a predetermined number and type of instructions, said predetermined number and type based at least in part on the static frequency of occurrence of instructions within said base instruction set, said optimized instruction set further comprising at least one extension instruction adapted to perform at least one specific operation;

15 at least one storage device adapted to store a plurality of data bytes therein, said at least one storage device being accessible by said first processor core; and

at least one extension logic unit adapted to facilitate execution of said at least one execution instruction.

20 21. (Previously presented) The ASIC of Claim 20, further comprising a second processor core, said second processor core being disposed on the same die as said first processor core.

22. (Previously presented) The ASIC of Claim 21, wherein said second processor core comprises a digital signal processor (DSP), said DSP being adapted to perform at least one operation on data provided to said ASIC.

25 23. (Previously presented) The ASIC of Claim 22, wherein said DSP is adapted for initiation by an instruction from said first processor core.

24. (Previously presented) The ASIC of Claim 22, wherein at least a portion of the operation of said DSP is controlled by extension registers associated with said first processor core.

25. (Currently amended) A pipelined digital processor, comprising:
processor means having an instruction pipeline comprising at least means for
instruction fetch, means for instruction decode, and means for instruction execution;
means for data interface, said means for data interface being in data
5 communication with said processor core, said means for data interface adapted for data
communication with a storage device configured to hold a plurality of program
instructions; and

optimized instruction means comprising base instruction means and compressed
instruction means, said compressed instruction means being generated by the method
10 comprising:

determining the static frequency of each of said instruction types from said
base instruction means;

determining the number and type of instructions necessary for instruction
execution based at least in part on said act of determining the static frequency; and

15 creating a compressed instruction set encoding to generate said
compressed instruction means.

26. (Currently amended) A method of operating a an extended pipelined
digital processor having an instruction pipeline comprising at least instruction fetch,
decode, and execute stages, a storage device configured to hold a plurality of program
20 instructions, and an optimized instruction set, the method comprising:

providing a base instruction set having a plurality of instructions;

providing an extension instruction set determined at least in part by selections
made by a user;

25 providing a compressed instruction set derived at least in part from said base and
extension instruction set sets;

assigning one of a plurality of predetermined values to at least one bit within a
status register within said processor;

executing at least one instruction from said base instruction set within said
pipeline based on a first predetermined value present in said status register; and

executing at least one instruction from said compressed instruction set within said pipeline based on a second predetermined value present in said status register.

27. (Previously presented) The method of Claim 26, wherein the act of assigning comprises assigning a "1" or "0" value to a low address (L) bit within said register.

28. (Currently amended) The method of Claim 27, wherein the act of providing a compressed instruction set comprises encoding at least a portion of the instruction operation codes (opcodes) for the compressed instructions within ~~the "n"~~ a predetermined number of the most significant bits of an instruction word.

29. (Currently amended) The method of Claim 27, wherein the act of providing a compressed instruction set further comprises encoding a plurality of said compressed instructions with source register fields located in a predetermined relationship to one another within said compressed instructions.

30. (Previously presented) The method of Claim 29, wherein the act of encoding with said predetermined relationship comprises encoding the source register fields for respective ones of said plurality of compressed instructions at identical locations.

31. (Previously presented) The method of Claim 26, wherein the act of providing a compressed instruction set comprises encoding all of the immediate data fields such that they start from the least significant bit (LSB).

32. (New) A user-configured and extended pipelined RISC processor, comprising:

a processor core having an instruction pipeline comprising at least instruction fetch, decode, and execute stages;

a data interface in data communication with said processor core, said interface adapted for data communication with a storage device configured to hold a plurality of program instructions; and

an optimized instruction set comprising a base instruction set and a compressed instruction set, said compressed instruction set being generated by the method comprising:

determining the static frequency of each of said instruction types from said base instruction set;

determining the number and type of instructions necessary for instruction set execution based at least in part on said act of determining the static frequency;
5 and

creating a compressed instruction set encoding to generate said compressed instruction set, said creating comprising using an encoding structure having an opcode and two instruction slots, each of said slots having two 14-bit instructions, and selecting two instructions having the greatest frequency of
10 occurrence, said selected two instructions permitting said program to be compiled with a predetermined size.

33. (New) The processor of Claim 32, wherein said structure comprises a 32-bit encoding structure with said opcode disposed within the last four bits thereof.

34. (New) A user-configured and extended pipelined RISC processor,
15 comprising:

a processor core having an instruction pipeline comprising at least instruction fetch, decode, and execute stages;

a data interface in data communication with said processor core, said interface adapted for data communication with a storage device configured to hold a plurality of
20 program instructions; and

an optimized instruction set comprising a base instruction set and a compressed instruction set, said compressed instruction set being generated by the method comprising:

determining the static frequency of each of said instruction types from said
25 base instruction set;

determining the number and type of instructions necessary for instruction set execution based at least in part on said act of determining the static frequency;
and

creating a compressed instruction set encoding to generate said
30 compressed instruction set, said creating comprising using a 32-bit encoding structure

having an opcode and a plurality of instruction slots, said opcode being disposed within at least the last 4-bits of said structure, and selecting a corresponding number of instructions having the greatest frequency of occurrence, said selected instructions permitting said program to be compiled with a predetermined size.

5 35. (New) A method of operating a user-extended and configured RISC processor having an instruction pipeline comprising at least instruction fetch, decode, and execute stages, a storage device configured to hold a plurality of program instructions, and an optimized instruction set, the method comprising:

10 providing a base instruction set having a plurality of instructions and an extension instruction set having at least one extension instruction;

 providing a compressed instruction set derived at least in part from said base instruction set;

 assigning a value to a compressed instruction selection bit within a status register within said processor;

15 executing at least one instruction from said base instruction set within said pipeline based on a first predetermined value present in said status register; and

 executing at least one instruction from said compressed instruction set within said pipeline based on said assigned value of said compressed instruction selection bit in said status register.

20 36. (New) The method of Claim 35, wherein the act of providing a compressed instruction set comprises encoding at least a portion of the instruction operation codes (opcodes) for the compressed instructions within the "n" most significant bits.

25 37. (New) The method of Claim 36, wherein the act of providing a compressed instruction set further comprises encoding a plurality of said compressed instructions with source register fields located in a predetermined relationship to one another.

30 38. (New) The method of Claim 37, wherein the act of encoding with said predetermined relationship comprises encoding the source register fields for respective ones of said plurality of compressed instructions at identical locations.

39. (New) The method of Claim 35, wherein the act of providing a compressed instruction set comprises encoding all of the immediate data fields such that they start from the least significant bit (LSB).

5 40. (New) A method of operating an extended pipelined digital processor having an instruction pipeline comprising at least instruction fetch, decode, and execute stages, a storage device configured to hold a plurality of program instructions, and an optimized instruction set, the method comprising:

providing an extension instruction set having a plurality of user-selected extension instructions;

10 providing a compressed instruction set derived at least in part from said extension instruction set;

encoding a plurality of compressed instructions from said compressed instruction set into an instruction word having an op-code;

15 assigning one of a plurality of predetermined values to at least one bit within a status register within said processor; and

executing at least one of said compressed instructions from said instruction word within said pipeline based on a second predetermined value present in said status register.

20 41. (New) The method of Claim 40, wherein said act of encoding comprises encoding two 14-bit compressed instructions into a 32-bit aligned instruction word having said opcode disposed within at least the last four bits thereof.